(19) JAPANESE PATENT OFFICE (JP)

(12) PUBLICATION OF UNEXAMINED (KOKAI) PATENT APPLICATION (A)

(11) Kokai (Unexamined Patent) Number: 57-12558

Date of Disclosure: January 22, 1982 (43)

(51) Int. Cl.³

Identif. Symbol

Intra-Office Number

H 01 L 29/78

6603-5F

29/06

7514-5F

Examination Requested: Not Requested Number of Inventions: 1 (total of 3 pages)

HIGH VOLTAGE RESISTANT MOS TRANSISTOR (54)

- Application Number: 55-86879 (21)
- (22)Filing Date: June 25, 1980
- Inventor: Takehiko Takada (72)c/o Sanyo Electric Co., Ltd, Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Applicant: Sanyo Electric Co. Ltd. (71)Gunma-ken, Kokubunji-shi, Oaraki-to Oizumi-cho Oaza, 1-chome, 180-bango
- Tokyo Sanyo Electric Co., Ltd. (71)Moriguchi-shi, Kyosakamoto Dori 2-chome, 18-banchi
- Representative: Tkao Sano, Sano patent attorney (74)

SPECIFICATIONS

Title of the Invention: High Voltage Resistant MOS Transistor 1.

2. Scope of the Patent's Claims:

1. A high voltage resistant MOS transistor, characterized by the fact that it is equipped with a source and drain region of the second conductive type, formed in the shape of a comb and mutually separated from a semiconductor substrate of the first conductive type,

a low impurity concentration region of the second conductive type formed on the side of said drain region,

as well as a channel region, formed between said low impurity concentration region and said source region,

wherein the channel length of a curved part of the channel region, formed in the front end part of said source region, is longer than that of the other part.

3. Detailed Explanation of the Invention

This invention relates to a MOS transistor construction with a drain which is highly resistant to voltage.

Because MOS transistors have generally a much higher switching speed when compared to bipolar transistors, they are used mainly as power elements and high-frequency elements having a positive coefficient of input characteristics.

Figure 1 shows a profile view of a common MOS transistor. As shown in Figure 1, (1) indicates a P-type silicon substrate, (2) and (3) are N⁺ type source and drain regions, respectively, (4) is a gate oxide film, and numbers (5), (6), and (7) indicate a source electrode, a drain electrode, and a gate electrode. In addition, the part shown in Figure 1 by the broken line indicates an equipotential line when a drain voltage is applied. Although the drain voltage is limited by the junction voltage of drain region (3) and substrate (1), one can clearly see from the equipotential line that in reality, the voltage is determined depending on the concentration of the electric current in the vicinity of the surface of drain region (3), which depends on the combined influence of gate electrode (7) and drain region (3). When gate oxide film (4) is approximately 1,000 Å thick, the drain voltage resistance will be only about 50 V.

Figure 2 is a profile view showing the construction of a MOS transistor characterized by an improved drain resistance. Number (8) is a P-type silicon substrate, numbers (9) and (10) indicate an N⁺ type source and drain region, respectively, (11), (12), and (13) are a source electrode, a drain electrode, and a gate electrode, respectively, and an N⁻ type low impurity concentration region (15) is created in the direction from drain region (10) to channel region (14).

[page 2]

Depending on the formation of this low impurity concentration region (15), the equipotential line can be extended in the direction of channel region (14) as shown by the broken line, which makes it possible to increase the drain resistance voltage from 300 V to 400 V by preventing electric current concentration in the vicinity of the surface of drain region (10). This low impurity concentration region (15) is commonly called a drift channel.

On the other hand, although it is possible to increase the gate width W and to shorten the gate length L based on gm δ W/L in order to obtain a high reciprocal conductance gm (W is the gate width and L is the gate length), since the length of the gate cannot be too short, normally, it is formed in the range of $2 \sim 7 \mu$. Therefore, it is known that a comb shaped construction can be used for the source and drain region in order to increase the width of the gate. Figure 3 shows a partial surface view of a such a MOS transistor. As shown in Figure 3, (16) indicates a P-type silicon substrate, (17) and (18) are an N⁺ conductive type source region and drain region, respectively, (19) is an N⁻ conductive type low impurity concentration region and (20) is a channel region. Source region (17) and drain region (18) are combined so as to form together a comb shape. Accordingly, it is possible to increase the gate width because channel region 20 is formed in a zigzag shape.

However, since the lines of electric force which are concentrated as shown by the channel marks in the direction toward the front end part of channel area (20) of protruding area (17) from the vicinity of the base of the comb shape of drain area (18), it is not possible to improve the status of breakdown electric current and voltage which is caused by a breakdown yield status in the boundary between the low impurity concentration area (19) and the curved part of channel area (20). As shown in Figure 5, which is a graph indicating the yield breakdown, at the point when the drain breakdown voltage V_{DSS} is applied, a yield breakdown will be generated by electric current in the point indicated by point a, and at this time, the electric current will be characterized by a breakdown current $I_{BP(P)}$. In the construction which is shown in Figure 3, the breakdown voltage V_{DSS} is approximately in the range of 300 V ~ 400 V and the breakdown $I_{BE(P)}$ current is approximately in the range of 1 ~ 3 mA.

In view of the above described problems, this invention provides a highly voltage resistant MOS transistor which eliminates the above described disadvantages. The following is a detailed explanation of this invention which is based on the enclosed figures.

Figure 4 shows a partial top view of one an embodiment of this invention. In this figure, (21) indicates a P^- type silicon substrate, (22) and (23) are an N^+ conductive type source and drain region, respectively, (24) is an N^- conductive type low impurity concentration region, and (25) is a channel region.

Layer resistance Rs in the range of approximately $10 \sim 20 \Omega$ is used in P⁻ type silicon substrate 21. Low impurity concentration region (24), which can be formed by epitaxial growth or ion implantation, etc., forms a layer having resistance Rs = 8Ω cm, with a depth of about 20

 μ . On the other hand, source region (22) and drain region (23) are formed by diffusion so that they both create a combined comb shape. Channel region (25) between them is formed with an implanted impurity created by ion implantation in order to control the channel concentration. In addition, the channel length of channel region (25) is 3 μ and the channel is formed with a width of 120 [illegible unit, nm?]

This channel region (25) is formed with a channel length l in the curved part of the front end part which is longer than channel length l in the other part. In other words, the boundary between the channel region (25) and source region (22) is formed as a straight line and so that it passes through the side of source region (22). It can be also formed as a curved line having a larger curve radius. When the channel lengths are formed in this manner so that l < l, the channel resistance in the curved part of the front end part will be greater than that in the other part, the electric force lines will be reduced from the base of drain region (23) toward the curved part, and the boundary will be weakened in this part. Accordingly, this makes it possible to prevent a concentration of electric current.

Figure 6 is a graph showing the results of a test of the embodiment shown in Figure 5, indicating the relationship between channel length l' in the curved part and breakdown voltage $I_{BR(P)}$. In addition, the channel length l was in this case 3 μ .

When the channel length l' = 3 μ , the breakdown voltage V_{DSS} = 400 V, the breakdown current $I_{BR(P)}$ = 1 ~ 3 mA. On the other hand, when the channel length l' = 4 μ , the breakdown voltage V_{DSS} = 430 V, and if the breakdown current is 19 ~ 29 mA and the channel length l' = 5 μ , the breakdown voltage V_{DSS} = 440 V, while if the breakdown current $I_{BR(P)}$ = 30 ~ 40 mA, and if the channel length l' = 6 μ , the breakdown voltage V_{DSS} = 450 V, and the breakdown current $I_{BR(P)}$ = 40 ~ 50 mA. It is clear from the results above that it is therefore possible to improve the breakdown voltage V_{DSS} in this manner and at the same time also to greatly improve the breakdown current $I_{BR(P)}$.

As was explained above, when the channel length of the curved part of the channel region in the front end part of a source region is formed longer than in the other part according to the design of this invention, the channel resistance is increased in this part.

[page 3]

And because this makes it possible to prevent the concentration of electric current, this design thus also makes it possible to greatly improve breakdown voltage and breakdown current, enabling to obtain a highly voltage resistant MOS transistor.

Patent Applicant: Sanyo Electric Co., Ltd., 1 other name


Representative: Takao Sano, patent attorney.


(Figure 1, 2, 3, 4 and 5)


4. Brief Explanation of Figures


Figure 1 shows a partial profile view of an example of prior art, Figure 2 shows a partial profile view of an improved design of prior art, Figure 3 shows a top view of a MOS transistor according to prior art, Figure 4 is a top view showing an example of this invention, Figure 5 is a diagram explaining the characteristics of the relationship between breakdown voltage V_{DSS} and breakdown current IBR(P), and Figure 6 is a graph diagram showing the results of a test of the embodiment shown in Figure 4.

(21) ... P-type silicon substrate, (22) ... source region, (23) ... drain region, (24) ... low impurity concentration region, (25) ... channel region. 14階級57-12558(3)









-303-

(B) 日本国特許庁 (JP)

① 特許出願公開 昭57—12558

砂公開特許公報(A)

5µlnt. Cl.³ H 01 L 29/78 29/06 識別記号

庁内整理番号 6603-5F 7514-5F ◎公開 昭和57年(1982)1月22日

発明の数 1 審査請求 未請求

(全 3 頁)

50高耐圧MOSトランジスタ

21特

願 昭55-86879

突出

願 昭55(1980)6月25日

が発 明 者

者 田中忠彦

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

72発 明 者 野崎勉

群馬県邑楽郡大泉町大字坂田18 0番地東京三洋電機株式会社内

心出 願 人

边出

人 三洋電機株式会社 守口市京阪本通2丁目18番地

人 東京三洋電機株式会社

群馬県邑楽郡大泉町大字坂田18

0番地

%代 理 人 弁理士 佐野静夫

明福

1. 発明の名称 高耐任MOSトランジスタ

2. 特許請求の範囲

1. 第1項電型半導体器体上に互いに離れて個形に形成された第2導電型のソース、ドレイン領域と、該ドレイン領域側に形成された第2導電型の低不純物機圧領域と、該低不純物機圧領域と即記ソース領域との間に形成されたサキンネル領域との形式が発展に形成されたサキンネル領域の曲折節のチャンネル長を他の節分より長くしたことを特徴とする高射圧MOSトランジスタ。

3. 発明の詳細な説明

本希明はドレイン耐圧の高いMUSトランジス まの構造に関する。

一般にMOSトランジスタはスイマチングスピードがパイポープトランジスタに比べて非常に早く、入刀特性が正の係数を持っている為主に高度 歴業子及びパワー用素子として用いられる。

通常のMDSトランジスタの断面構造を易1 図

に示す。第1図に於いて、(1)はP型シリコン茲板、(2)(3)はそれぞれN * 導電型を有するソース、ドレイン領域、(4)はケート酸化膜、(5)(6)(7)はそれぞれソース電医、ドレイン電医、ゲート電極を示す。また第1図中に示された破機はドレイン電性を印加した場合の等電位級である。ドレイン耐性に対して制度されるが、実際には等電位級から明らかを様に、ゲート電医(7)とドレイン領域(3)との質なりに依って生るドレイン領域(3)表面近傍の電流集中に依って決定され、ゲート酸化族(4)が1000名程度の場合にはドレイン對圧は50~程度にしかたらない。

第2図はドレイン耐圧を向上させたMUSトランジスをの断面構造であり、(8)はP型シリコン基板、(9)のはそれぞれN + 導電型のソース、ドレイン領域、ODC203はそれぞれソース電極、ドレイン電板、ゲート電極であり、ドレイン領域のからキャンネル領域の方向にN - 型の低不純物漫度領域のからからなけられている。との低不純物漫度領域のを形成することに依り、等電位線は破線で示される

如くナ・ンキル 04方向に延在され、ドレイン 領域00 表面近傍の電魔集中が防止されドレイン 耐 圧は3.00 V から400 V 程度まで同上する。 と の低不純物度度領域05は一般にドリフトナ・ンネ ルと呼ばれている。

P型シリコン基板四には層抵抗水水が10~20 の世程度のものが用いられ、低不純物濃度領域の はエピタキシャル収長あるいはイオン住入等に依って層抵抗水水=800、架さ20メ程度に形成 される、一方ソース領域の及びドレイン領域のは 互いに組合わせられた御形形状に拡散に依って形 成され、その間のチャンネル領域のはイオン注入 に依って不細動が住入され、所定のチャンネル優 度となる検制調される、またチャンネル領域の チャンネル長は3月、幅は120mに形成される。

このチャンネル領域四はソース領域四先機配の 曲折部に於いて、そのチャンネル長点がその他の 部分のチャンネル長点より長く形成される。即ち チャンネル領域四とソース領域四との境界がソー ス領域四個を通る様に直襲で形成しても良い。この様 にチャンネル長をよくがとすると、ソース領域四 先端の曲折節に於けるチャンネル抵抗がその他 の部分より大きくなり、ドレイン領域四の根元か ら曲折節に向り電気力線が少なくなり、この部分 ら曲折節に向り電気力線が少なくなり、この部分 インも 1の簡形の投元付近からソース領域の10 突出した先端部のチャンネル領域の10 でで、 1 でで、 2 が 1 を 2 で 2 で 3 で 4 0 0 で 程度であった。 降伏電圧 1 8 8 (2) である 場 2 で 1 で 2 で 2 で 2 で 2 で 2 で 3 で 4 0 0 V 程度であった。 降伏電圧 1 8 8 (2) で 3 で 4 0 0 V 程度であった。 降伏電圧 1 8 8 (2) に 3 で 4 0 0 V 程度であり、 降伏電圧 1 8 8 (2) に 1 で 3 エ 4 程度であった。

本発明は上述した点に盤みて為されたものでもり、従来の欠点を除去した高耐圧MOSトランジスタを提供するものである。以下図面を参照して本発明を拝細に説明する。

第4図に本発明の実施例を示す一部表面図であり、四はP型シリコン基板、四四にそれぞれ N + 導電型のソース、ドレイン領域、四にN - 導電型の低不純物優度領域、四はチャンネル領域である。

での電界が弱まる。 従って電流集中を防ぐこと t できるのである。

第6図は第5図に示した実施例の実験結果を方すグラフであり、曲折部のチャンネル長』と降り電波IBE(F)との関係を示す。尚チャンネル長』は3ヶの場合である。

チャンネル長 (= 3 μの時、降伏電圧 V D s s = 400 V、降伏電流 I B B (P)=1~3 m A であるのに対し、チャンネル長 (= 4 μの時は降伏電圧 V D s s = 440 V、降伏電流 I B B (P)=30~40 m A、チャンネル長 (= 6 μの時は降伏電圧 V D s s = 450 V、降伏電流 I B B (P)=40~50 m Aとなっている。以上の結果から明らかな様に降伏電圧 V D s s の向上が得られると共に、降伏電流 I B B (P)が大幅に改告されるものである。


上述の如く本発明に依ればソース領域先端部に 於けるサャンネル領域の曲折形のチャンネル長を 他の部分より長く形成することに依って、その部 分のナシンネル抵抗が増し官役集中が防止されるので降伏電圧及び降伏電液が大幅に改善され、高射圧MOSトランジスタを持ることができるものである。

4. 図面の簡単な説明

第1 図は従来例を示す一部新聞図、第2 図は改 良された従来例の一部新聞図、第3 図は従来のM つ S トランジスチの表面図、第4 図は本発明の実 原例を示す表面図、第5 図は降伏電圧 V n s s と ほ伏電波 I s s (P)の関係を示す特性図、第6 図は 34 図に示した実施例の実験結果を示すグラフで ある。

20…… P 似 シリコン 五板、 22…… ソース 領域、 23…… ドレイン 領域、 24…… 佐不 純物 康氏領域、 24…… 佐不 純物 康氏領域、


出題人 三洋 軍服 珠式会社 外1名 代理人 并增士 佐 野 野 天 第1图




肃2四




#3 B



第4四



邓5区



316 ⊠

